2.5 V / 3.3 V 1:4 Differential Input to LVDS Fanout Buffer / Translator

Description

The NB3L8504S is a differential 1:4 LVDS fanout buffer/translator with OE control for each differential output. The differential inputs which can be driven by either a differential or single–ended input, can accept various logic level standards such as LVPECL, LVDS, HSTL, HCSL and SSTL. These signals are then translated to four identical LVDS copies of the input up to 700 MHz. As such, the NB3L8504S is ideal for Clock distribution applications that require low skew.

The NB3L8504S is offered in the TSSOP-16 package.

Features

- Four Differential LVDS Outputs
- Each Differential Output has OE Control
- 700 MHz Maximum Output Frequency
- 660 ps Max Output Rise and Fall Times, LVCMOS
- Translates Differential Input to LVDS Levels
- Additive Phase Jitter RMS: < 100 fs Typical
- 50 ps Maximum Output Skew
- 350 ps Maximum Part-to-part Skew
- 1.3 ns Maximum Propagation Delay
- Operating Range: $V_{CC} = 2.5 \text{ V} \pm 5\%$ or $3.3 \text{ V} \pm 10\%$
- -40°C to +85°C Ambient Operating Temperature
- 16-Pin TSSOP, 4.4 mm x 5.0 mm x 0.925 mm
- These are Pb-Free Devices


Applications

- Telecom
- Ethernet
- Networking
- SONET



ON Semiconductor®

www.onsemi.com



- - = Work Week

W

= Pb–Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Logic Diagram

ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

Pin	Name	I/O	Description
1	OE0	LVTTL/LVCMOS Input	Output Enable pin for Q0, $\overline{\text{Q0}}$ outputs. Defaults High when left open; internal pull-up resistor.
2	OE1	LVTTL/LVCMOS Input	Output Enable pin for Q1, $\overline{\text{Q1}}$ outputs. Defaults High when left open; internal pull-up resistor.
3	OE2	LVTTL/LVCMOS Input	Output Enable pin for Q2, $\overline{\text{Q2}}$ outputs. Defaults High when left open; internal pull-up resistor.
4	VDD	Power	3.3 V / 2.5 V Positive Supply Voltage.
5	GND	Power	3.3 V / 2.5 V Negative Supply Voltage.
6	CLK	Multi-Level Input	Non-inverting differential Clock input. Defaults Low when left open; internal pull-down resistor.
7	CLK	Multi-Level Input	Inverting differential Clock input. Defaults to VDD/2 when left open; internal pull-up and pull-down resistors.
8	OE3	LVTTL/LVCMOS Input	Output Enable pin for Q3, $\overline{\text{Q3}}$ outputs. Defaults High when left open; internal pull-up resistor.
9	<u>Q3</u>	LVDS Output	Inverting differential Clock output.
10	Q3	LVDS Output	Non-inverting differential Clock output.
11	<u>Q2</u>	LVDS Output	Inverting differential Clock output.
12	Q2	LVDS Output	Non-inverting differential Clock output.
13	Q1	LVDS Output	Inverting differential Clock output.
14	Q1	LVDS Output	Non-inverting differential Clock output.
15	<u>Q0</u>	LVDS Output	Inverting differential Clock output.
16	Q0	LVDS Output	Non-inverting differential Clock output.

Table 1. PIN DESCRIPTIONS AND CHARACTERISTICS

1. All VDD and GND pins must be externally connected to a power supply for proper operation.




Figure 2. NB3L8504S Pinout, 16-pin TSSOP (Top View)

Table 2. OUTPUT ENABLE FUNCTION TABLE

OE[3:0]	Outputs – Q[0:3], <u>Q</u> [0:3]		
LOW	High Impedance		
HIGH (Default)	Active		

Table 3. ATTRIBUTES

Characteristic	Value					
ESD Protection	Human Body Model Machine Model	> 2 kV > 200 V				
R _{PU} – Input Pull–up Resistor R _{PD} – Input Pull–down Resistor	50 kΩ 50 kΩ					
C _{IN} – Input Capacitance	4 pF					
R _{IN} – Input Impedance		10 kΩ				
Moisture Sensitivity (Note 2)	TSSOP-16	Level 1				
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in				
Transistor Count	371					
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test						

2. For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition		Rating	Unit
V_{DD}		GND = 0 V		4.6	V
V _{IN}		GND = 0 V		–0.5 to V _{DD} +0.5	V
I _{out}	Continuous Current Surge Current	LVDS Outputs		10 15	mA mA
I _{OSC}	Output Short Circuit Current Line-to-Line (Q to Q) Line-to-GND (Q or Q to GND)	Q or \overline{Q} Q to \overline{Q} to GND	Continuous Continuous	12 24	mA mA
T _A	Operating Temperature Range	TSSOP-16		-40 to +85	°C
T _{stg}	Storage Temperature Range			–65 to +150	°C
θ_{JA}	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	TSSOP-16 TSSOP-16	138 108	°C/W °C/W
θ_{JC}	Thermal Resistance (Junction-to-Case)	(Note 3)	TSSOP-16	33 – 36	°C/W
T _{sol}	Wave Solder (Pb-Free)			265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS V_{DD} = 2.5 V ± 5% or 3.3 V ± 10%; GND = 0 V; T_A = -40°C to 85°C

Symbol	Characteristic		Тур	Max	Unit
POWER S	UPPLY / CURRENT (Note 4)				
V_{DD}	Power Supply Voltage $V_{DD} = 3.3 V$ $V_{DD} = 2.5 V$	2.97 2.375	3.3 2.5	3.63 2.625	V
I _{DD}	Power Supply Current for V _{DD}		41	50	mA
LVDS OUT	PUTS (Note 5)				
V _{OD}	Differential Output Voltage (Figure 12) (Notes 6 and 7)	250	350	450	mV
ΔV_{OD}	V _{OD} Magnitude Change (Figure 12) (Notes 6 and 7)			50	mV
V _{OS}	Offset Voltage (Figure 13) (Notes 6 and 7)	1075	1250	1375	mV
ΔV_{OS}	V _{OS} Magnitude Change (Figure 13) (Notes 6 and 7)			50	mV
V _{OH}	Output HIGH Voltage		1425	1600	mV
V _{OL}	Output LOW Voltage	900	1075		mV
DIFFEREN	TIAL INPUTS DRIVEN DIFFERENTIALLY (see Figure 5 & 6) (Note 11)				
V _{IHD}	Differential Input HIGH Voltage	500		VDD - 850	mV
V _{ILD}	Differential Input LOW Voltage	-300		VIHD – 150	mV
V _{ID}	Differential Input Voltage (V _{IHD -} V _{ILD})	150		1300	mV
VIHCMR	Input Common Mode Voltage Range (Differential Configuration) (Note 10) (Figure 7)	GND + 0.5		Vdd - 850	mV
I _{IH}	Input HIGH Current, $V_{DD} = V_{IN} = 3.63 \text{ V}$ CLK, $\overline{\text{CLK}}$			150	μA
Ι _{ΙL}	Input LOW Current, V_{DD} = 3.63 V, V_{IN} = 0 V CLK CLK	-5 -150			μA

LVCMOS – OE Control Inputs

V _{IH}	Input HIGH Voltage	2.0	VDD + 0.3	V
V _{IL}	Input LOW Voltage	-0.3	0.8	V
IIH	Input HIGH Current, $V_{DD} = V_{IN} = 3.63 \text{ V}$		5	μΑ
Ι _{ΙL}	Input LOW Current, V_{DD} = 3.63 V, V_{IN} = 0 V	-150		μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. Input pins open and output pins loaded with R_L =100 Ω across differential.

5. LVDS outputs require 100 Ω receiver termination resistor between diff. pair. See Figure 14.

6. VOS max + 1/2 VOD max. Also see Figures 12 and 13.

7. VOS min – $\frac{1}{2}$ VOD max. Also see Figures 12 and 13.

8. VIH, VIL, Vth, and VISE parameters must be complied with simultaneously.

9. Vth is applied to the complementary input when operating in single-ended mode.

10. VIHCMR max varies 1:1 with VDD, VIHCMR min varies 1:1 with GND.

11. V_{IHD} , V_{ILD} , V_{ID} and V_{IHCMR} parameters must be complied with simultaneously.

Characteristic	Min	Тур	Max	Unit
Input Clock Frequency $V_{OUTPP} \ge 250 \text{ mV} @ V_{INPPmax}$			700	MHz
Output Voltage Amplitude (@ $V_{INPPmin}$) f _{in} \leq 700 MHz (See Figure 3)	250	350		mV
Differential Input to Differential Output Propagation Delay at f_{MAX} @ V_{DD} = 3.3 V	0.9		1.3	ns
$ \begin{array}{llllllllllllllllllllllllllllllllllll$		0.07 0.10	0.08 0.105	ps
Output-to-output Skew (Note 14) (Figure 8)			50	ps
Part-to-part Skew (Note 14)			350	ps
Output Rise/Fall Times @ 50 MHz, 20% - 80%	180	350	660	ps
Output Clock Duty Cycle (Input Duty Cycle = 50%)	45	50	55	%
Input Voltage Swing (Differential Configuration) (Note 13)	150		1300	mV
	$eq:started_st$	Input Clock Frequency $V_{OUTPP} \ge 250 \text{ mV} @ V_{INPPmax}$ Output Voltage Amplitude (@ $V_{INPPmin}$) $f_{in} \le 700 \text{ MHz}$ 250Differential Input to Differential Output Propagation Delay at f_{MAX} 0.9@ $V_{DD} = 3.3 \text{ V}$ fout = 156.25 \text{ MHz}Additive Phase Jitter RMS (Figure 4) $f_{out} = 156.25 \text{ MHz}$ Integration Range: 12 kHz - 20 MHzfout = 100 MHzOutput-to-output Skew (Note 14) (Figure 8)Part-to-part Skew (Note 14)Output Rise/Fall Times @ 50 MHz, 20% - 80%180Output Clock Duty Cycle (Input Duty Cycle = 50%)45Input Voltage Swing150	Input Clock Frequency $V_{OUTPP} \ge 250 \text{ mV} @ V_{INPPmax}$ Input Clock Frequency $V_{OUTPP} \ge 250 \text{ mV} @ V_{INPPmax}$ Output Voltage Amplitude (@ V _{INPPmin}) f _{in} $\le 700 \text{ MHz}$ 250350Differential Input to Differential Output Propagation Delay at f _{MAX} 0.90.9@ V_{DD} = 3.3 Vf_{out} = 156.25 \text{ MHz}0.07Additive Phase Jitter RMS (Figure 4) $f_{out} = 156.25 \text{ MHz}$ 0.07Integration Range: 12 kHz - 20 MHz $f_{out} = 100 \text{ MHz}$ 0.10Output-to-output Skew (Note 14) (Figure 8)Part-to-part Skew (Note 14)100Output Rise/Fall Times @ 50 MHz, 20% - 80%180350Output Clock Duty Cycle (Input Duty Cycle = 50%)4550Input Voltage Swing150150	Input Clock Frequency $V_{OUTPP} \ge 250 \text{ mV} @ V_{INPPmax}$ 700Output Voltage Amplitude (@ VINPPmin) $f_{in} \le 700 \text{ MHz}$ 250350Differential Input to Differential Output Propagation Delay at f_{MAX} 0.91.3@ $V_{DD} = 3.3 \text{ V}$ $f_{out} = 156.25 \text{ MHz}$ 0.070.08Additive Phase Jitter RMS (Figure 4) $f_{out} = 156.25 \text{ MHz}$ 0.100.105Integration Range: 12 kHz - 20 MHz $f_{out} = 100 \text{ MHz}$ 50Part-to-part Skew (Note 14) (Figure 8)5050Part-to-part Skew (Note 14)180350660Output Clock Duty Cycle (Input Duty Cycle = 50%)455055Input Voltage Swing15013001300

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

12. Measured by forcing a 50% duty cycle clock source. All LVDS output loading with an external $R_L = 100 \Omega$ across Q & $\overline{\Omega}$.

13. VINPP(max) cannot exceed VDD. Input voltage swing is a single-ended measurement operating in differential mode.

14. Skew is measured between outputs under identical transition at 50 MHz.




Figure 3. Output Voltage Amplitude (V_{OUTPP}) vs. Input Clock Frequency (f_{in}) and Temperature (@ V_{DD} = 2.5 V)





Figure 4. Additive Phase Jitter








Figure 8. Output-to-Output Skew




Figure 6. Differential Inputs Driven Differentially




Figure 13. V_{OS} and ΔV_{OS}




Figure 14. Typical LVDS Termination for Output Driver and Device Evaluation





Figure 15. Typical Test Setup and Termination for Evaluation. The V_{DD} = 2.05 V \pm 0.165 V and GND of -1.25 Split Supply Allows a Direct Connection to an Oscilloscope 50 Ω Input Module






Figure 16. Differential Input Interface from LVPECL, CML, LVDS, HSTL, SSTL or HCSL




Figure 17. Differential Input Driven Single-ended

 $\begin{array}{l} \mbox{Differential Clock Input to Accept Single-ended Input} \\ \mbox{Figure 17 shows how the CLK input can be driven by a} \\ \mbox{single-ended Clock signal. C1 is connected to the V_{ref} node} \end{array}$

as a bypass capacitor. Locate these components close the device pins. R1 and R2 must be adjusted to position V_{ref} to the center of the input swing on CLK.


Table 7. ORDERING INFORMATION

Device	Package	Shipping
NB3L8504SDTG	TSSOP-16 (Pb-Free)	96 Units / Tube
NB3L8504SDTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TSSOP-16 **DT SUFFIX** CASE 948F **ISSUE B**



G

○ 0.10 (0.004)

D

-T- SEATING PLANE

NOTES: 1. DIMENSIONING AND TOLERANCING PER

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
 DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR


REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	INCHES	
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
в	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D			0.002	0.006	
F			0.020	0.030	
G	0.65	BSC	0.026 BSC		
н	0.18	8 0.28 0.00		0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
К	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252		
М	0 °	8 °	0 °	8 °	

SOLDERING FOOTPRINT*

н

DETAIL E



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the intervent and the intervent of the pathological secrets and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any products or icruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products for any stemes intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product series as issues on a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and is officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative